메뉴 건너뛰기

디지털 회로설계

Test1 공지

admin 2019.10.07 16:52 조회 수 : 763

시험일시 10/15 20:00

    강의실 220 (9시반)

             226(오후3시반)

시험범위 ch35_HDL (note 기준 page 52까지) 까지

번호 제목 글쓴이 날짜 조회 수
34 RTL note file admin 2019.05.13 5111
33 Test solution with problem file admin 2018.12.05 2028
32 Test1 답안 + 10/21 Homework file admin 2019.10.21 1892
31 Note Quartus file admin 2018.09.30 1779
30 Note 2bh02 file admin 2018.09.05 1453
29 Note ch08 file admin 2018.10.15 1416
28 10/2 노트보완 file admin 2019.10.02 1373
27 Test soluition file admin 2018.10.29 1147
26 Note 3ch file admin 2018.09.10 1082
25 강의노트 보완_Quartus_New file admin 2019.10.15 1003
24 Note ch35 file admin 2018.09.30 964
23 Note More HDL file admin 2018.10.15 950
22 Note Verilog Basics file admin 2018.09.30 835
21 9/23-2019 Homework admin 2019.09.23 787
20 Note ch06 file admin 2018.10.15 765
» Test1 공지 admin 2019.10.07 763
18 Homework+ chapter 8 note file admin 2018.10.31 729
17 T1 모범답안, 점수, 공고 file admin 2019.05.20 699
16 Note Mixed logic file admin 2018.10.09 573
15 Chapter 8 추가노트 file admin 2019.11.06 478
위로