메뉴 건너뛰기

디지털 회로설계

Test1 공지

admin 2019.10.07 16:52 조회 수 : 333

시험일시 10/15 20:00

    강의실 220 (9시반)

             226(오후3시반)

시험범위 ch35_HDL (note 기준 page 52까지) 까지

번호 제목 글쓴이 날짜 조회 수
28 RTL note file admin 2019.05.13 1853
27 Test solution with problem file admin 2018.12.05 1438
26 Note ch08 file admin 2018.10.15 1208
25 Note Quartus file admin 2018.09.30 1175
24 Note 2bh02 file admin 2018.09.05 902
23 Note 3ch file admin 2018.09.10 850
22 Note More HDL file admin 2018.10.15 777
21 Note ch35 file admin 2018.09.30 723
20 Note Verilog Basics file admin 2018.09.30 697
19 Test soluition file admin 2018.10.29 693
18 Note ch06 file admin 2018.10.15 586
17 Homework+ chapter 8 note file admin 2018.10.31 570
16 T1 모범답안, 점수, 공고 file admin 2019.05.20 475
15 Note Mixed logic file admin 2018.10.09 375
14 Test1 답안 + 10/21 Homework file admin 2019.10.21 373
13 10/2 노트보완 file admin 2019.10.02 367
12 9/23-2019 Homework admin 2019.09.23 357
» Test1 공지 admin 2019.10.07 333
10 강의노트 보완_Quartus_New file admin 2019.10.15 289
9 숙제문제 보완 admin 2019.05.28 247
위로