메뉴 건너뛰기

디지털 회로설계

Test1 공지

admin 2019.10.07 16:52 조회 수 : 388

시험일시 10/15 20:00

    강의실 220 (9시반)

             226(오후3시반)

시험범위 ch35_HDL (note 기준 page 52까지) 까지

번호 제목 글쓴이 날짜 조회 수
31 RTL note file admin 2019.05.13 2616
30 Test solution with problem file admin 2018.12.05 1588
29 Note Quartus file admin 2018.09.30 1266
28 Note ch08 file admin 2018.10.15 1251
27 Note 2bh02 file admin 2018.09.05 1144
26 Note 3ch file admin 2018.09.10 890
25 Test1 답안 + 10/21 Homework file admin 2019.10.21 881
24 Note More HDL file admin 2018.10.15 814
23 Test soluition file admin 2018.10.29 774
22 Note ch35 file admin 2018.09.30 755
21 Note Verilog Basics file admin 2018.09.30 712
20 Note ch06 file admin 2018.10.15 619
19 Homework+ chapter 8 note file admin 2018.10.31 603
18 T1 모범답안, 점수, 공고 file admin 2019.05.20 510
17 10/2 노트보완 file admin 2019.10.02 494
16 9/23-2019 Homework admin 2019.09.23 471
15 강의노트 보완_Quartus_New file admin 2019.10.15 449
14 Note Mixed logic file admin 2018.10.09 396
» Test1 공지 admin 2019.10.07 388
12 Homework 11 file admin 2019.11.18 271
위로